# DATA SHEET



# MOS FIELD EFFECT TRANSISTOR $\mu PA1792$

## SWITCHING N- AND P-CHANNEL POWER MOS FET INDUSTRIAL USE

#### DESCRIPTION

The  $\mu$ PA1792 is N- and P-Channel MOS Field Effect Transistors designed for Motor Drive application of HDD and so on.

#### FEATURES

- Low on-resistance
- Low input capacitance


N-Channel  $C_{iss} = 760 \text{ pF TYP}.$ 

- P-Channel Ciss = 900 pF TYP.
- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)


#### **ORDERING INFORMATION**

PART NUMBER	PACKAGE
μPA1792G	Power SOP8

### PACKAGE DRAWING (Unit : mm)



### EQUIVALENT CIRCUIT



**Remark** The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Document No. G14557EJ1V0DS00 (1st edition) Date Published July 2000 NS CP(K) Printed in Japan

© NEC Corporation 1999, 2000

PARAMETER	SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Drain to Source Voltage (V <sub>GS</sub> = 0 V)	Vdss	30	-30	V
Gate to Source Voltage (V <sub>DS</sub> = 0 V)	Vgss	± 20	<b>∓</b> 20	V
Drain Current (DC)	D(DC)	± 6.8	<del>∓</del> 5.8	А
Drain Current (pulse) <sup>Note1</sup>	D(pulse)	± 27.2	<b>∓</b> 23.2	А
Total Power Dissipation (1 unit) Note2	Ρτ	1.7		W
Total Power Dissipation (2 unit) Note2	Р⊤	2.0		W
Channel Temperature	Tch	150		°C
Storage Temperature	Tstg	-55 to +150		°C

**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1%


**2.** Mounted on ceramic substrate of 2000 mm<sup>2</sup>  $\times$  1.6 mm, T<sub>A</sub> = 25°C

## ELECTRICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)


#### **N-CHANNEL**

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, Id = 3.4 A		20.5	26	mΩ
	RDS(on)2	Vgs = 4.5 V, Id = 3.4 A		27	36	mΩ
	RDS(on)3	Vgs = 4.0 V, Id = 3.4 A		31	42	mΩ
Gate to Source Cut-off Voltage	VGS(off)	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1 \text{ mA}$	1.5	2.1	2.5	V
Forward Transfer Admittance	y <sub>fs</sub>	Vds = 10 V, Id =3.4 A	3.0	7.5		S
Drain Leakage Current	IDSS	Vds = 30 V, Vgs = 0 V			10	μA
Gate to Source Leakage Current	lgss	$V_{GS} = \pm 16 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±10	μA
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		760		pF
Output Capacitance	Coss	Vgs = 0 V		250		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		95		pF
Turn-on Delay Time	td(on)	ID = 3.4 A		20		ns
Rise Time	tr	VGS(on) = 10 V		140		ns
Turn-off Delay Time	td(off)	Vdd = 15 V		50		ns
Fall Time	tr	R <sub>G</sub> = 10 Ω		30		ns
Total Gate Charge	QG	ID = 6.8 A		14		nC
Gate to Source Charge	Q <sub>GS</sub>	Vdd = 24 V		2		nC
Gate to Drain Charge	Qgd	V <sub>GS</sub> = 10 V		5		nC
Body Diode Forward Voltage	VF(S-D)	IF = 6.8 A, VGS = 0 V		0.86		V
Reverse Recovery Time	trr	IF = 6.8 A, VGS = 0 V		30		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A / µs		20		nC

#### **TEST CIRCUIT 1 SWITCHING TIME**




### TEST CIRCUIT 2 GATE CHARGE



#### P-CHANNEL


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain to Source On-state Resistance	RDS(on)1	Vgs = −10 V, Id = −2.9 A		30	36	mΩ
	RDS(on)2	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -2.9 \text{ A}$		43	54	mΩ
	RDS(on)3	$V_{GS} = -4.0 \text{ V}, \text{ Id} = -2.9 \text{ A}$		49	65	mΩ
Gate to Source Cut-off Voltage	VGS(off)	$V_{DS} = -10 V, I_{D} = -1 mA$	-1.5	-2.0	-2.5	V
Forward Transfer Admittance	y <sub>fs</sub>	VDS = -10 V, ID = -2.9 A	3.5	8.0		S
Drain Leakage Current	IDSS	$V_{DS} = -30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-1	μA
Gate to Source Leakage Current	lgss	$V_{GS} = \mp 16 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			<b>∓</b> 10	μA
Input Capacitance	Ciss	V <sub>DS</sub> = -10 V		900		pF
Output Capacitance	Coss	Vgs = 0 V		300		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		120		pF
Turn-on Delay Time	td(on)	ID = -2.9 A		23		ns
Rise Time	tr	$V_{GS(on)} = -10 V$		220		ns
Turn-off Delay Time	td(off)	Vdd = -15 V		90		ns
Fall Time	tr	R <sub>G</sub> = 10 Ω		70		ns
Total Gate Charge	Q <sub>G</sub>	ID = -5.8 A		17		nC
Gate to Source Charge	Q <sub>GS</sub>	$V_{DD} = -24 V$		2.5		nC
Gate to Drain Charge	Qgd	Vgs = -10 V		4.0		nC
Body Diode Forward Voltage	VF(S-D)	IF = 5.8 A, VGS = 0 V		0.85		V
Reverse Recovery Time	trr	IF = 5.8 A, VGS = 0 V		40		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A / µs		30		nC

#### **TEST CIRCUIT 1 SWITCHING TIME**





VGS Wave Form	VGS (-) 0 10 % + VGS(on) 90 %
lo Wave Form	ID (-) 0 10 % td(on) td(on) ton ton toff

#### **TEST CIRCUIT 2 GATE CHARGE**




#### TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25°C) A) N-Channel





FORWARD BIAS SAFE OPERATING AREA




#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH 1000 rh(t) - Transient Thermal Resistance - °C/W 100 $R_{th(ch-A)} = 73.5^{\circ}C/W$ ++++ 10 ++++ 1111 1 0.1 Mounted on ceramic substrate of 2000 mm<sup>2</sup>×1.6 mm Single Pulse, 1 unit, TA = 25°C 0.01 100*µ* 1 m 10 m 100 m 1 10 100 1000


PW - Pulse Width - s


Data Sheet G14557EJ1V0DS00


#### A) N-Channel













DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE



GATE TO SOURCE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE



1.4

100

16 >

14

12

10

8

4

2

0


30

to Source Voltage -

Gate 6


V<sub>GS</sub>


NEC




7


#### B) P-Channel














#### **B) P-Channel**
















DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE




GATE TO SOURCE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE



#### **B) P-Channel**

NEC



[MEMO]

- The information in this document is current as of July, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).